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A System-on-a-Chip (SoC) has millions of transistors connected by wires or so 
called Interconnects. As CMOS technologies scale down, SoC becomes more complex 
and denser. The delays of basic cells decrease, hereby improving logic gate and logic 
block delay.  However, long wires connecting logic blocks still contribute significant 
delays, which limit SoC’s speed performance. 
In this thesis, we take a practical approach towards reducing propagation delay in 
long wire (Interconnect).  A dynamic repeater with Booster enhancement circuit is 
presented and analyzed in this regard.  Both switching speed and Interconnect 
propagation delay are significantly improved upon locally enabling the Booster to operate 
as a pull-up and pull-down circuit for every repeater stage.  Using the repeater and 
Booster enhancement circuit on a 5 mm long wire in 180 nanometer CMOS technology, 
the average switching speed is improved by 27% and the propagation delay is improved 
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A System-on-a-Chip (SoC) has millions of transistors connected by wires. These 
wires connect different cells in a macro cell; they connect different macro cells in VLSI 
chip; they connect different VLSI chips in a multichip module; they connect different 
multichip modules in a SoC [1]. These wires are called Interconnects. An SoC has many 
layers of Interconnects, each layer has a consistent width, for example a AMI 0.6μm 
process has three metal layers: M1 wires have narrow widths, M2 wires have thicker 
widths and M3 has the thickest wires [17]. The lengths of the wires vary depending on 
the logic of the circuit. As the technologies scale down, chips become more complex and 
denser. The delay of the transistors decrease, hereby improving the performance of the 
circuit, but the Interconnects which can be modeled by resistance, capacitance and 
inductance are not negligible anymore. The Interconnects have many effects on the 
behavior of the circuit [20]. 
1. The propagation delay of the circuit increases. 
2.  The power distribution and energy dissipation increases. 
3.  The reliability of the circuits increases. 
Interconnect delay has been  negligible for short interconnects even as technology scales 
down, but for long interconnects, it is significant.  
 In an Interconnect, 
1. wire resistance is proportional to its length. 
2. wire capacitance is proportional to its length. 
As technology is scaled down, the following device parameters are scaled down as 
follows, 
Table 1: Scaling of Device Paramaters 
Device Parameter Scaling 
Length, L 1/S 
Width, W 1/S 
2 
 
Gate oxide thickness, tox 1/S 
Supply voltage, VDD 1/S 
Threshold voltages, Vtn, Vtp 1/S 
Substrate doping, NA S 
 
As technology is scaled down, the following are the device characteristics, 
 
Table 2: Scaling of Device Characteristics 
Device Characteristic Scaling 




Resistance, R VDD/Ids 1 
Gate capacitance, C WL/tox 1/S 
Gate delay, T RC 1/S 
Clock frequency, f 1/T S 





Chip area, A  1/S
2
 
Power density P/A 1 
Current density Ids/A S 
 
 
I.1. Wire Resistance [20] 
 
Fig1: Sheet Resistance 










)         (1) 
Where, 
R = Resistance of the wire, 
ρ = Resistivity (Ω*m), 
R∎ = Sheet Resistance (Ω/∎), ∎ is a dimensionless unit, 
l = Length of the transistor, 
w = Width of the transistor 
t= Thickness of the transistor 
The Resistivity of different materials are as follows, 


















The Sheet Resistance of different materials are as follows, 
Table 4: Sheet Resistance of Different Materials [17] 
Material Sheet Resistance (Ω/∎) 
n, p well diffusion 1000 to 1500 
n+, p+ diffusion 50 to 150 
n+, p+ diffusion with silicide 3 to 5 
Polysilicon 150 to 200 
polysilicon with silicide 4 to 5 
Aluminium 0.05 to 0.1 
 
Top level metal layers have lowest resistance and the bottom level metal layers have the 
highest resistance among the metal layers. Thus, signal propagation on the top level metal 
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layers are fast whereas that of the lower level layers are slow. The contacts and vias have 
higher resistance compared to wires. As the technology scales down, the wire resistance 
increases by a factor S [20].  
 
I.2. Wire Capacitance [20] 
An Interconnect would have capacitance with its adjacent interconnects, as well as above 
and below it. The adjacent interconnects act as parallel plate capacitance. There is also 
capacitance between the interconnect and the substrate. All the interconnects’ 
surrounding areas should be taken into consideration. The other form of capacitance is 
the fringing capacitance which forms capacitance from the sides of interconnect or 
substrate. One more form of capacitance is the coupling capacitance where capacitance is 
formed between a pair of capacitance. This causes crosstalk which deforms the signal. 
The coupling capacitance depends on the current passing in the same direction, the 
opposite direction or not at all. Wire Capacitance is the sum of the area capacitance and 
the fringe capacitance and the coupling capacitance. The coupling capacitance has been 
ignored in this equation for simplicity [20]. It is given by,  









        (2) 
where, 
εdi = Dielectric Constant = ki*ε0 
k = 3.9, for SiO2 
ε0 = 8.85 * 10
-14
 F/cm 
W = Width of the transistor 
L = Length of the transistor 
t = Thickness of the transistor 
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H = Distance between the adjacent interconnects and/or between interconnect and the 
substrate 
Fringing capacitance is negligible compared to the Area Capacitance. 
 




Fig 3: Fringe Capacitance [17]
 
As the technology scales down, the distance between the Interconnects decreases, thus we 
say that the capacitance is being increased by a factor S. 
 Wire Capacitance is 0.2fF/μm compared to Gate Capacitance which is 2fF/μm in 
CMOS 180nm technology. 
 
I.3. Interconnect Modeling 
 One uses modeling to accurately measure its delay. An SoC would usually consist 
of combinational and sequential logic circuits. The sequential logic circuits like flip-
flops, latches would usually consist of clocks which would set them to run 
simultaneously. If one doesn’t measure its delay properly, it causes skews. Skews are 
differences caused by clock-distributed signals and the data signals sent. When the delay 
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is faster, it would reach two registers within the given clock-cycle, which causes 
functional errors. This is called hold violation where the clock is much slower than the 
data signal sent. The combinational logic should be changed to accommodate this hold 
violation. When the delay is slower, then the clock would set off before the data signal 
has actually reached its register. This is called setup violation. It can be rectified by 
reducing the clock frequency, which means loss of time reducing performance of the 
system. This example shows the importance of accurately measuring delay and hence it is 
necessary for us model Interconnects as the technology scales down. [15] 
 In this thesis, four different interconnect modeling techniques will be discussed. 
Interconnect modeling is used so that the results are comparable to its SPICE simulation 
which we use as a golden reference. They are lumped C Model, lumped RC Model, π-















Fig 6: π-Model 
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Fig 7: 3-segment π-Model 
 
I.4. Motivation 
 As technology scales down, Interconnect delay becomes significant, especially 
the long interconnects. They are much more critical compared to the short interconnects. 
This thesis focuses on how to reduce the delay caused by the long interconnect. We use a 
5mm long Interconnect as a benchmark and optimize signal propagation delay by 
















II. Interconnect Modeling 
 We have already discussed about why it is necessary for us to model interconnect. 
We will discuss the four interconnect modeling techniques in this section. We will 
discuss the proposed dynamic repeaters and how they can improve signal propagation 
delay of the long Interconnect. The interconnect modeling is also used to convert a 3-D 
plane chip to a single plane chip [20]. 
 
II.1. Buffer Insertion 
 One technique to reduce long Interconnect delay that has been used since long 
back is the introduction of repeaters. They are equally spaced along the long 
Interconnect. They are minimum sized repeaters, optimally sized repeaters, and cascaded 
repeaters [5, 8-13]. 
 










Fig 8: Minimum-size Repeater 
 This kind of active Interconnect has reduced the Interconnect delay. The number 
of repeaters in this long interconnect are equally spaced. According to “High-Speed VLSI 
Interconnections by Ashok Goel” [20], we can calculate the number of repeaters in this 
long interconnect is given by, 
𝑛 =  √
𝑅𝑖∗𝐶𝑖
2.3∗𝑅𝑟∗𝐶𝑟




Ri = Total Resistance of the interconnect line 
Ci = Total Capacitance of the interconnect line 
Rr = Output Resistance of the repeater 
Cr = Input Capacitance of the repeater 
n = number of the inverters 
Rs = Resistance of the driver 
Cl = Load Capacitance 
When the delay of the repeater and theIinterconnect delay is given, it can be calculated as 
given, 
𝑛 =  √
𝑇𝑝
𝑇𝑝𝑏𝑢𝑓
         (4) 
Tp = Delay of the wire = 0.38*Rw*Cw 
Tpbuf = Delay of the repeater 
n = number of the repeaters 
Rw = Wire Resistance 
Cw = Wire Capacitance = Area Capacitance + Fringe Capacitance 
 












Fig 9: Optimum-Size Repeater 
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 The interconnect delay can be further reduced by optimally sizing the repeaters by 
increasing the size by a factor of k depending upon the interconnect resistance and 
capacitance. It is given by, 
𝑘 =  √
𝑅𝑟∗𝐶𝑖
𝑅𝑖∗𝐶𝑟
          (5) 
 The size of the inverter is increased by a factor of k so that the repeater would 
have the driving capability which would reduce the propagation delay of Interconnect. 
The results as shown in [20] show that while using optimum-size repeaters, it is 
considerably faster than when we use minimum-size repeaters. The results also show that 
interconnect length should be at least 5mm and the transistor width of the repeater should 
be at most 2µm which stunts the range at which we could use it. Hence we use cascaded 
repeaters for a wider range.  
 
II.1.3. Cascaded Repeaters 
 Cascaded Repeaters are a series of inverters which are increasing in size so that it 
would have the required capability to drive the long interconnect. Usually, the size of the 
next repeater would increase with a factor of an exponential and so on. Instead of having 
a single repeater, we can have a series to drive the Interconnect; we could remove the 
drawbacks of mimimum-size repeaters and optimum-size repeaters. In this thesis, we use 
two inverters with the latter twice the size of the former that are connected in series to 












II.2. Interconnect Modeling Techniques 
 We went for a practical approach which would emphasize on interconnect delay 
and interconnect modeling. In this thesis, we have used four segments of cascaded 
repeaters that are spaced in order to boost the Interconnect and used the above four 
modeling techniques to present the importance of accuracy in long interconnects. 
Interconnect modeling is used so that its results are comparable to SPICE simulation 
which we use as a golden reference [8-11]. We use an interconnect example of total wire 
resistance 781Ω and total wire capacitance 1pF for a 5mm long interconnect, acquired 
through the research made at University of Texas, Austin where the driver is 10x repeater 
and the load is 2x repeater. Four interconnect modeling technique – lumped C model, 
lumped RC model, π-model and 3-segment π-model will be discussed. 
 
II.2.1. Lumped C Model 
 The Lumped C model is the most basic model representation of interconnect 
modeling which consists of lumped capacitances. Lumped C Model is effective for 
CMOS technologies between .35µm and .5µm technology. For these technologies, the 
Interconnects are wider and hence larger area capacitances. Also if the Interconnect is 
wider, so are the fringe capacitances. Hence, the capacitance as a whole is far greater than 
the resistance. In long channel deices, the chips are less complex and dense. The number 
of metal layers are fewer and as the feature size is larger, thus the resistance of the 
transistor is far greater than the resistance of the Interconnect. So, the resistance of the 
Interconnect can be neglected [2-4]. In this thesis, we have set up Interconnect using the 
lumped C modeling as shown in Fig 11. 
Input Output
 
Fig 11: Lumped C Modeling using Buffer Insertion 
 As you can see in Fig 11, we have used a driver of unit size buffer and a load of 
unit size buffer. We have used Cascaded Repeater to drive the long interconnect. 
12 
 
II.2.2. Lumped RC Model 
 As the technology is scaled down, the feature size decreases and so does the 
propagation delay of the transistors. As technology advances, more metal layers are 
added. The interconnect delay becomes significant. Hence, wire resistance becomes 
significant. It has become necessary to include resistance while modeling Interconnects. 
Thus, lumped RC model includes resistance as it has become significant. We have set up 




Fig 12: Lumped RC Modeling using Buffer Insertion 
 
II.2.3. Distributed RC Model 
 Distributed RC model has been used for better accuracy in delay estimation. As 
we know that, resistance and capacitance is distributed along the length of the wire and 
resistance and capacitance are calculated per unit length. But it is practically impossible 
to design it to perfection. Hence we use π-model or T-model. Having 5~10 segments of 
π-Model or T-Model are efficient for practical purposes. In this research, we have taken 
3-segments of π-Model. From previous works, it has been shown that 3-segment π-Model 
gives us at most 3% accuracy in simulation and for the same accuracy, it would take 100 
segments of lumped RC Model [2-4, 21]. Fig 13 and Fig 14 represents the π-model and 3-
segment π-model using buffer insertion respectively. 
Input Output
 

























III. Interconnect Delay Optimization 
 
Input Output
Booster for Rising 
and Falling
Booster for Rising 
and Falling
Booster for Rising 
and Falling
Booster for Rising 
and Falling




Output1 Output2 Output3 Output4
 
Fig 15: The total design structure of the long interconnect. 
 
In this section, we are going to discuss about the Booster circuit which is added to 
cascaded repeater as an overhead to boost the signal propagation of the Interconnect. The 
booster circuit is controlled by an enable pin when needed. The test case of the 5mm 
interconnect without the booster using the data from University of Texas, Austin (total 
wire resistance 781Ω and total wire capacitance 1pF [17]) is simulated as shown in the 










III.1. Interconnect Spacing 
 We have taken cascaded inverters where the latter is twice the size of the former. 
Normally one would usually space the repeaters equally. Since they are cascaded 
repeaters, we have taken them into consideration to space the load and cascaded repeater: 
cascaded repeater and driver to be non-uniformly spaced compared to the interconnect 
spacing between each of the cascaded repeater. We have compared results from the one 
explained above to the one in which the total interconnect are equally spaced, interspaced 
by cascaded repeaters. The total wire resistance of Interconnect is 781Ω and the total 
wire capacitance of the Interconnect is 1pF.  
Data of the uniformly spaced interconnect specifications are, 
Table 5: Uniformly spaced interconnect specifications 
 Resistance (Ω) Capacitance (fF) 
Lumped C - 200 
Lumped RC 156.2 200 
π-Model 156.2 100 
3 π-Model 52.067 33.33 
 
Data of the non-uniformly spaced interconnect specifications are, 
Table 6: Non-Uniformly spaced interconnect specifications 
 
Between Driver and 
Segment 1 
Between Segment 1 &2, 
2&3, 3&4 
Between Segment 4 
and Load 
 R (Ω) C (fF) R (Ω) C (fF) R (Ω) C (fF) 
Lumped 
C 
- 83.33 - 250 - 166.67 
Lumped 
RC 
65.083 83.33 195.25 250 130.167 166.67 
π Model 65.083 41.67 195.25 125 130.167 83.33 
3 π Model 21.694 13.89 65.083 41.67 43.389 27.78 
 
Using Design 3 as a booster which will be explained later. We have tabulated the 




Table 7: Non-Uniformly Spaced Interconnect Output Simulation 
  
Output (ps) 
Modeling Enable Tplh Tphl Rise Time Fall Time Avg. Delay 
Lumped C 
0 1629 1716 24.929 22.86 1673 
1 779.637 778.88 17.55 15.426 779.259 
Lumped RC 
0 1678 1766 25.171 23.322 1722 
1 882.261 903.322 18.919 17.1 892.792 
π Model 
0 1690 1779 25.24 22.912 1735 
1 858.525 863.352 18.058 16.226 860.939 
3π Model 
0 1681 1770 25.263 23.186 1726 
1 852.283 857.778 18.055 16.257 855.031 
 
 
Table 8: Uniformly Spaced Interconnect Output Simulation 
  
Output (ps) 
Modeling Enable Tplh Tphl Rise Time Fall Time Avg. Delay 
Lumped C 
0 1738 1812 26.163 24.309 1775 
1 786.528 783.661 18.214 16.029 785.095 
Lumped RC 
0 1783 1856 26.736 25.011 1820 
1 878.851 896.054 19.802 18.193 887.453 
π Model 
0 1794 1868 26.215 24.1 1831 
1 858.68 861.704 18.985 16.523 860.192 
3π Model 
0 1787 1860 26.194 24.213 1824 
1 853.173 856.875 18.782 16.76 855.024 
 
From Table 7 & 8, when the enable pin is 0; then the average delay is faster for 
non-uniformly spaced interconnects compared to the average delay of uniformly spaced 
interconnects. It is faster by approximately 100ps. After comparing the above results, we 


















Fig 17: Original Booster Design 
 The Booster is the most important design to speed up signal propation in the 
Interconnect. The Booster is added to each cascaded repeater as an overhead [6-7]. Fig 17 
shows the original Booster design. In our interconnect design there are five boosters 
added to the four cascaded repeater and the driving buffer as an overhead. The operation 
of the original Booster Design is as follows. From Fig 17, when the enable pin is turned 
off, P2 is switched on, D1 which is a NAND gate is switched on irrespective of its output 
and the capacitor is charging. N2 is switched off, thus P3 is off. It will not be able to 
charge pump the output. Therefore, the booster circuit is not used when enable is 
switched off, irrespective of its input. When the enable pin is switched on, input is 
falling, N2 is switched on, N1 is switched off, P1 is switched on, P2 is switched off. The 
previous output is high and the enable pin is switched on, therefore, D1 goes low. Hence 
it does not charge the capacitor. As N1 and N2 are in series, P3 is not switched on, and 
therefore the booster overhead does not aid the output to be pulled down. When the 
enable switch is on and the input is rising, N1, N2 is switched on, P1, P2 are switched 
19 
 
off. The previous output is low, enable is high, therefore D1 goes high, it charges the 
capacitor. The current stored does not pass through P1 or P2 as it is switched off. As N1, 
N2 are switched on, the previous output which is low passes through these two transistors 
which switches on P3, thus pump charging the output.  
 We have simulated the interconnect design structure using interconnect modeling 
techniques. We found Tplh, Tphl, Rise Time and Fall Time at Output1, Output2, Outut3, 
Output4 and Output for lumped C Modeling Technique and 3-segment π-model as shown 
in Tables 9 & 10. We also varied the capacitance value of the capacitor (5fF, 50fF, 200fF, 
500fF, 1pF, 2pF) in the booster design circuit. 
Table 9(a): Propagation Delay, Rise Time and Fall Time at Output1 (Lumped C model) 
Enable Cpump (fF) Output1 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 621.46 589.48 543.987 433.561 605.47 
1 5 667.69 609.47 586.88 464.27 638.58 
0 50 631.71 596.73 549.518 437.734 614.22 
1 50 555.69 606.99 607.6 472.201 581.31 
0 200 636.41 599.91 552.172 439.345 618.16 
1 200 500.96 593.73 577.053 469.203 547.345 
0 500 637.73 600.62 552.854 439.881 619.175 
1 500 485.949 580.54 563.418 466.745 533.245 
0 1000 639.104 600.76 552.667 440.022 619.932 
1 1000 480.677 570.58 558.828 467.141 525.629 
0 2000 639.15 600.72 552.085 440.07 619.935 
1 2000 477.77 567.15 556.446 467.177 522.46 
 
Table 9(b): Propagation Delay, Rise Time and Fall Time at Output2 (Lumped C model) 
Enable Cpump (fF) Output2 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 984.75 957.87 544.108 433.946 971.31 
1 5 1056 988.83 586.47 464.283 1022 
0 50 997.62 967.75 549.749 438.167 982.685 
1 50 899.08 980.88 604.763 472.754 939.98 
0 200 1004 971.82 552.378 440.062 987.91 
1 200 807.9 961.31 575.743 469.626 884.605 
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0 500 1006 972.79 552.676 440.571 989.395 
1 500 781.95 944.04 562.379 467.266 862.995 
0 1000 1008 972.98 552.291 440.72 990.49 
1 1000 773.614 931.99 557.629 467.058 852.802 
0 2000 1007 972.91 553.152 440.752 989.955 
1 2000 769.09 927.07 555.311 467.423 848.08 
 
Table 9(c): Propagation Delay, Rise Time and Fall Time at Output3 (Lumped C model) 
Enable Cpump (fF) Output3 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 1348 1327 542.763 433.717 1338 
1 5 1444 1368 587.79 464.037 1406 
0 50 1364 1339 548.734 437.918 1352 
1 50 1242 1355 606.611 472.498 1299 
0 200 1372 1345 551.524 439.716 1359 
1 200 1115 1329 572.733 472.083 1222 
0 500 1374 1345 552.181 440.317 1360 
1 500 1078 1307 560.067 466.761 1193 
0 1000 1376 1345 552.41 440.686 1361 
1 1000 1066 1293 555.974 466.604 1180 
0 2000 1375 1345 552.411 440.63 1360 
1 2000 1060 1287 554.358 466.868 1174 
 
Table 9(d): Propagation Delay, Rise Time and Fall Time at Output4 (Lumped C model) 
Enable Cpump (fF) Output4 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 1628 1623 377.25 301.686 1626 
1 5 1742 1675 413.67 329.695 1709 
0 50 1645 1636 378.449 301.872 1641 
1 50 1500 1661 417.795 334.496 1581 
0 200 1653 1642 378.676 302.158 1648 
1 200 1349 1628 392.355 334.816 1489 
0 500 1656 1644 378.982 302.034 1650 
1 500 1307 1602 388.243 335.388 1455 
0 1000 1657 1644 376.573 302.098 1651 
1 1000 1293 1586 385.945 337.589 1440 
0 2000 1657 1644 378.648 301.937 1651 
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1 2000 1288 1579 383.08 338.456 1434 
 
Table 9(e): Propagation Delay, Rise Time and Fall Time at Output (Lumped C model) 
Enable Cpump (fF) Output (ps) 
 
 
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 1692 1709 25.194 23.286 1701 
1 5 1809 1766 27.47 24.465 1788 
0 50 1709 1722 25.094 23.046 1716 
1 50 1567 1751 27.091 24.802 1659 
0 200 1717 1728 25.301 22.838 1723 
1 200 1416 1719 27.275 24.418 1568 
0 500 1720 1729 25.302 23.206 1725 
1 500 1374 1692 26.781 23.998 1533 
0 1000 1721 1730 25.241 23.179 1726 
1 1000 1360 1676 26.971 24.63 1518 
0 2000 1720 1730 25.389 23.245 1725 
1 2000 1354 1669 27.037 24.454 1512 
 
Table 10(a): Propagation Delay, Rise Time and Fall Time at Output1 (3-segment π-Model) 
Enable Cpump (fF) Output1 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 608.85 576.52 563.719 447.236 592.685 
1 5 655.46 597.94 606.533 476.898 626.7 
0 50 618.84 583.71 568.95 451.583 601.275 
1 50 547.86 596.46 624.312 484.158 572.16 
0 200 623.46 586.54 572.141 453.627 605 
1 200 498.06 584.22 596.643 481.268 541.14 
0 500 624.71 587.25 573.04 454.112 605.98 
1 500 485.41 571.51 587.254 479.081 571.51 
0 1000 625.58 587.21 573.363 454.176 606.395 
1 1000 481.33 562.01 584.336 479.64 521.67 
0 2000 625.66 587.57 573.42 454.314 606.615 






Table 10(b): Propagation Delay, Rise Time and Fall Time at Output2 (3-segment π-Model) 
Enable Cpump (fF) Output2 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 986.3 959.03 563.801 447.807 972.665 
1 5 1064 994.15 606.436 477.097 1029 
0 50 999.49 969.18 569.834 451.996 984.335 
1 50 914.7 987.75 622.372 484.662 951.225 
0 200 1006 973.26 572.719 453.994 989.63 
1 200 831.91 969.58 596.478 481.756 900.745 
0 500 1008 974.73 573.403 454.522 991.365 
1 500 810.34 953.19 587.557 479.622 881.765 
0 1000 1009 974.06 573.416 454.505 991.53 
1 1000 803.55 942.04 584.102 480.139 872.795 
0 2000 1009 974.33 573.523 454.579 991.665 
1 2000 799.88 937.49 583.125 480.618 868.685 
 
Table 10(c): Propagation Delay, Rise Time and Fall Time at Output3 (3-segment π-Model) 
Enable Cpump (fF) Output3 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 1364 1342 562.435 447.541 1353 
1 5 1472 1391 606.087 476.778 1432 
0 50 1380 1355 568.857 451.728 1368 
1 50 1282 1379 626.933 485.361 1331 
0 200 1388 1360 571.891 453.76 1374 
1 200 1165 1355 595.539 484.556 1260 
0 500 1390 1362 572.604 454.263 1376 
1 500 1135 1335 585.87 479.824 1235 
0 1000 1392 1362 572.797 454.407 1377 
1 1000 1126 1322 583.22 479.521 1224 
0 2000 1392 1361 572.878 454.417 1377 








Table 10(d): Propagation Delay, Rise Time and Fall Time at Output4 (3-segment π-Model) 
Enable Cpump (fF) Output4 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 1668 1663 384.875 307.281 1666 
1 5 1802 1723 423.266 335.447 1763 
0 50 1686 1677 385.291 308.232 1682 
1 50 1573 1711 428.146 339.59 1642 
0 200 1695 1683 385.391 308.596 1689 
1 200 1432 1680 405.045 340.215 1556 
0 500 1697 1685 386.223 308.438 1691 
1 500 1396 1655 395.528 341.303 1526 
0 1000 1698 1684 386.273 308.486 1691 
1 1000 1387 1641 398.881 342.605 1514 
0 2000 1698 1684 386.383 308.591 1691 
1 2000 1385 1634 395.052 343.988 1510 
 
Table 10(e): Propagation Delay, Rise Time and Fall Time at Output (3-segment π-Model) 
Enable Cpump (fF) Output (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 1745 1761 25.424 24.244 1753 
1 5 1882 1827 28.011 24.634 1855 
0 50 1763 1775 25.44 23.32 1769 
1 50 1652 1814 27.856 24.646 1733 
0 200 1771 1781 25.363 23.292 1776 
1 200 1512 1783 27.689 24.634 1648 
0 500 1774 1783 25.35 23.437 1779 
1 500 1477 1758 27.076 24.104 1618 
0 1000 1775 1783 25.267 23.44 1779 
1 1000 1467 1744 27.293 24.896 1606 
0 2000 1775 1782 25.411 23.348 1779 






Fig 18(a): Tplh, Tphl, Rise Time and Fall Time at Output when enable pin is off and Cpump is 




Fig 18(b): Tplh, Tphl, Rise Time and Fall Time at Output when enable pin is on and Cpump is 
2pF for 3-segment π-Model 
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The Propagation Delay, Rise Time and Fall Time when enable pin is off and 
Cpump is 2pF for 3-segment π-Model are 1.779ns, 25.411ps and 23.349ps respectively. 
The Propagation Delay, Rise Time and Fall Time when enable pin is on and Cpump is 
2pF for 3-segment π-Model are 1.601ns, 26.993ps and 23.866ps respectively. 
 
Fig 19(a): Propagation Delay when enable is 1 & 0 for Lumped C Model 
 
 




























Propagation Delay: Enable (0) vs Enable (1) 



























Propagation Delay: Enable (0) vs Enable (1) 
Enable (0) Enable (1)
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 Fig 19(a) shows the propagation delay at the Output1, Output2, Output3, Output4 
and Output and compares when enable pin is on and off for Lumped C Model. Fig 19(b) 
shows the propagation delay at the Output1, Output2, Output3, Output4 and Output and 
compares when enable pin is on and off for 3-segment π-Model. 
 
Fig 20(a): Propagation Delay when enable is 1 & 0 for varying Cpump for Lumped C Model 
 
 


























Propagation Delay for varying Cpump 

























Propagation Delay for varying Cpump 
Output (ps) (en=0) Output (ps) (en=1)
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 Fig 20(a) shows the propagation delay at Output and compares when enable pin is 
on and off for varying capacitance of the Cpump (5fF, 50fF, 200fF, 500fF, 1pF, 2pF) for 
Lumped C Model. Fig 20(b) shows the propagation delay at Output and compares when 
enable pin is on and off for varying capacitance of the Cpump (5fF, 50fF, 200fF, 500fF, 
1pF, 2pF) for 3-segment π-Model. 
 























Fig 21: Modified Design 1 
 The original Booster design did not have a design for Tphl. So we have modified 
the booster circuit to accommodate a design to boost Tphl. We have two booster design 
circuits cascaded to boost the pull up network as well push down network. We are using 
the transmission gates to select which booster circuit depending on the input. The 
operation of the modified Booster design 1 is explained as follows. From Fig 21, when 
the enable pin is off, irrespective of the input; N4 and N6 are switched off, implying that 
N3 and N4 which are in series doesn’t switch on P5. N5 and N6 which are in series 
doesn’t switch on P8. Hence the overhead booster circuit doesn’t boost the Interconnect. 
When the enable pin is switched on and the input is rising, then P1, N1 are switched on 
and P2, N2 are switched off. Therefore, N3 is switched off; N5 is switched on. As enable 
pin is on and N5 and N6 are in series, the previous output which is 0 passes through N5 
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and N6 to switch on P8. As the previous output is 0 and enable pin is 1, D2 (NAND gate) 
is switched on, which charges the Cpump2. As the source of P8 is high because of 
Cpump2 and P8 is switched on, the output goes high boosting the Interconnect. When the 
enable pin is switched on and the input is falling, then P1, N1 are off; P2, N2 are 
switched on. The output of P2 and N2 is a rising output. N3 is switched on and N5 is 
switched off because of falling input. The previous output at the intermediary of the 
cascaded repeater because of falling input is 0. Hence D1 goes high charging the 
Cpump1. As N3 and N4 are in series, the previous output at the intermediary I, 0 passes 
through those transistors switching on P5. The source of P5 is high and P5 is switched on, 
boosting the intermediary output I which goes high. The output at the end of the cascaded 
repeater goes low for a falling input.  
 We have simulated the interconnect design structure using interconnect modeling 
techniques. We found Tplh, Tphl, Rise Time and Fall Time at Output1, Output2, Outut3, 
Output4 and Output for lumped C modeling Technique and 3-segment π-model as shown 
in Tables 11 & 12. We also varied the capacitance value of the capacitor (5fF, 50fF, 
200fF, 500fF, 1pF, 2pF) in the booster design circuit. 
Table 11(a): Propagation Delay, Rise Time and Fall Time at Output1 (Lumped C Model) 
Enable Cpump (fF) Output1 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 763.14 756.22 580.712 462.962 759.68 
1 5 956.88 1016 667.121 513.515 986.44 
0 50 764.75 760.85 581.944 463.762 762.8 
1 50 1082 946.38 735.092 583.348 1014 
0 200 765.35 762.68 582.751 464.279 764.015 
1 200 1110 947.49 765.659 617.116 1029 
0 500 765.5 763.07 583.101 464.425 764.285 
1 500 1048 940.05 729.473 562.808 994.025 
0 1000 765.55 763.18 583.017 464.221 764.365 
1 1000 1002 936.36 693.645 535.49 969.18 
0 2000 765.55 763.18 582.893 464.77    764.365 






Table 11(b): Propagation Delay, Rise Time and Fall Time at Output2 (Lumped C Model) 
Enable Cpump (fF) Output2 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 1210 1216 581.084 464.562 1213 
1 5 1503 1557 666.572 513.78 1530 
0 50 1212 1223 582.223 464.86 1218 
1 50 1694 1504 734.055 580.812 1599 
0 200 1213 1226 582.886 465.23 1220 
1 200 1737 1506 765.86 614.755 1622 
0 500 1214 1226 583.12 465.346 1220 
1 500 1640 1496 729.385 560.584 1568 
0 1000 1214 1226 582.937 465.582 1220 
1 1000 1570 1491 693.39 535.077 1531 
0 2000 1214 1226 582.657 465.329 1220 
1 2000 1532 1489 671.059 528.225 1511 
 
Table 11(c): Propagation Delay, Rise Time and Fall Time at Output3 (Lumped C Model) 
Enable Cpump (fF) Output3 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 1701 1677 580.466 464.04 1689 
1 5 2048 2099 662.077 513.791 2074 
0 50 1660 1686 581.724 465.464 1673 
1 50 2306 2061 730.795 580.605 2184 
0 200 1661 1689 582.453 465.445 1675 
1 200 2363 2065 761.597 614.666 2214 
0 500 1662 1689 582.855 465.445 1676 
1 500 2232 2052 725.107 560.616 2142 
0 1000 1662 1690 582.816 465.884 1676 
1 1000 2137 2046 689.125 534.96 2092 
0 2000 1662 1690 582.823 465.361 1676 
1 2000 2086 2043 667.404 528.204 2065 
 
Table 11(d): Propagation Delay, Rise Time and Fall Time at Output4 (Lumped C Model) 
Enable Cpump (fF) Output4 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
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0 5 2015 2054 385.784 312.847 2035 
1 5 2505 2556 465.165 363.19 2531 
0 50 2021 2064 385.583 313.525 2043 
1 50 2820 2535 529.915 430.961 2678 
0 200 2022 2067 385.424 313.781 2045 
1 200 2879 2539 545.899 454.722 2709 
0 500 2023 2068 386.631 312.889 2274 
1 500 2721 2525 516.04 403.831 2623 
0 1000 2023 2068 386.26 313.653 2274 
1 1000 2608 2518 488.557 387.839 2563 
0 2000 2023 2068 386.214 312.878 2274 
1 2000 2549 2515 470.693 384.543 2532 
 
Table 11(e): Propagation Delay, Rise Time and Fall Time at Output (Lumped C Model) 
Enable Cpump (fF) Output (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 2079 2140 25.099 23.155 2110 
1 5 2573 2548 28.335 25.08 2561 
0 50 2084 2150 25.266 23.23 2117 
1 50 2888 2627 29.273 25.005 2758 
0 200 2086 2154 25.329 23.2 2120 
1 200 2949 2631 30.549 24.835 2790 
0 500 2087 2154 25.089 22.965 2121 
1 500 2790 2617 29.648 24.898 2704 
0 1000 2087 2154 25.217 23.24 2121 
1 1000 2676 2610 28.817 24.729 2643 
0 2000 2087 2155 25.256 22.973 2121 
1 2000 2616 2607 28.355 24.621 2612 
 
Table 12(a): Propagation Delay, Rise Time and Fall Time at Output1 (3-segment π-Model) 
Enable Cpump (fF) Output1 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 749.57 742.34 602.54 478.796 745.955 
1 5 947.63 903.4 688.535 527.222 925.515 
0 50 751.75 746.76 603.754 479.444 749.255 
1 50 1073 935.22 755.723 598.21 1004 
0 200 752.53 748.74 604.304 479.453 750.635 
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1 200 1100 936.53 784.266 638.913 1018 
0 500 752.53 748.74 604.175 480.301 750.635 
1 500 1038 928.95 748.08 583.503 983.475 
0 1000 752.5 748.86 604.08 480.359 750.68 
1 1000 992.91 925.25 713.896 552.198 959.08 
0 2000 752.53 748.92 604.09 480.393 750.725 
1 2000 968.73 923.83 692.417 541.981 946.28 
 
Table 12(b): Propagation Delay, Rise Time and Fall Time at Output2 (3-segment π-Model) 
Enable Cpump (fF) Output2 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 1214 1220 603.187 480.154 1217 
1 5 1515 1466 688.498 527.906 1491 
0 50 1217 1227 604.385 480.633 1222 
1 50 1706 1515 756.734 596.021 1611 
0 200 1218 1230 604.356 480.871 1224 
1 200 1748 1518 785.601 636.371 1633 
0 500 1218 1230 604.672 481.844 1224 
1 500 1651 1507 748.937 581.694 1579 
0 1000 1219 1230 604.784 481.873 1225 
1 1000 1581 1502 713.502 551.887 1542 
0 2000 1219 1230 604.838 481.884 1225 
1 2000 1544 1499 692.17 542.742 1522 
 
Table 12(c): Propagation Delay, Rise Time and Fall Time at Output3 (3-segment π-Model) 
Enable Cpump (fF) Output3 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 1678 1698 602 480.125 1688 
1 5 2083 2027 684.754 527.967 2055 
0 50 1682 1706 603.358 480.929 1694 
1 50 2340 2094 753.954 595.832 2217 
0 200 1684 1710 604.332 481.054 1697 
1 200 2396 2198 781.906 636.314 2297 
0 500 1684 1710 604.562 481.829 1697 
1 500 2265 2085 744.953 581.605 2175 
0 1000 1684 1711 604.481 481.858 1698 
1 1000 2169 2078 710.234 551.919 2124 
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0 2000 1684 1711 604.229 481.868 1698 
1 2000 2119 2075 688.493 542.851 2097 
 
Table 12(d): Propagation Delay, Rise Time and Fall Time at Output4 (3-segment π-Model) 
Enable Cpump (fF) Output4 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 2066 2104 392.14 318.939 2085 
1 5 2571 2516 471.911 369.791 2544 
0 50 2071 2113 392.291 318.884 2092 
1 50 2885 2600 542.094 437.461 2743 
0 200 2073 2118 392.757 320.294 2096 
1 200 2942 2605 558.491 466.4 2774 
0 500 2073 2118 393.462 319.676 2096 
1 500 2783 2589 519.1 414.798 2686 
0 1000 2074 2118 393.725 319.696 2096 
1 1000 2670 2581 494.92 394.92 2626 
0 2000 2073 2118 393.897 319.695 2096 
1 2000 2611 2578 481.225 390.592 2595 
 
Table 12(e): Propagation Delay, Rise Time and Fall Time at Output (3-segment π-Model) 
Enable Cpump (fF) Output (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 2142 2202 25.639 23.344 2172 
1 5 2651 2621 27.95 25.531 2636 
0 50 2147 2212 25.555 24.199 2180 
1 50 2966 2705 29.411 25.513 2836 
0 200 2149 2215 25.482 23.035 2182 
1 200 3024 2710 30.659 25.148 2867 
0 500 2150 2216 25.357 23.326 2183 
1 500 2864 2694 29.998 25.479 2779 
0 1000 2150 2217 25.334 23.328 2184 
1 1000 2751 2686 29.091 25.603 2719 
0 2000 2150 2217 25.575 23.326 2184 




 The Propagation Delay, Rise Time and Fall Time when enable pin is off 
and Cpump is 2pF for 3-segment π-model are 2.184ns, 25.575ps and 23.326ps 
respectively. The Propagation Delay, Rise Time and Fall Time when enable pin is on and 
Cpump is 2pF for 3-segment π-Model are 2.687ns, 28.341ps and 25.353ps respectively. 
 
 
Fig 22(a): Tplh, Tphl, Rise Time and Fall Time at Output when enable pin is off and Cpump is 





Fig 22(b): Tplh, Tphl, Rise Time and Fall Time at Output when enable pin is on and Cpump is 





Fig 23(a): Propagation Delay when enable is 1 & 0 for Lumped C Model 
 
 
Fig 23(b): Propagation Delay when enable is 1 & 0 for 3-segment π-Model 
 Fig 23(a) shows the propagation delay at the Output1, Output2, Output3, Output4 
and Output and compares when enable pin is on and off for lumped C model. Fig 23(b) 
shows the propagation delay at the Output1, Output2, Output3, Output4 and Output and 























Propagation Delay: Enable (0) vs Enable (1) 























Propagation Delay: Enable (0) vs Enable (1) 




Fig 24(a): Propagation Delay when enable is 1 & 0 for varying Cpump for Lumped C Model 
 
 
Fig 24(b): Propagation Delay when enable is 1 & 0 for varying Cpump for 3-segment π-Model 
 Fig 24(a) shows the propagation delay at Output and compares when enable pin is 
on and off for varying capacitance of the Cpump (5fF, 50fF, 200fF, 500fF, 1pF, 2pF) for 
lumped C model. Fig 24(b) shows the propagation delay at Output and compares when 
enable pin is on and off for varying capacitance of the Cpump (5fF, 50fF, 200fF, 500fF, 
























Propagation Delay for varying Cpump 

























Propagation Delay for varying Cpump 
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Fig 25: Modified Design 2 
 The original Booster circuit did not have a booster circuit for Tphl, so just like 
Modified Design 1, this is one more modification where instead of using two original 
booster circuits, we are using just one original booster circuit and two transmission gate 
for pull-up and push-down network in Modified Design 2. The Operation of Modified 
Design 2 is explained as follows. From Fig 25, when the enable pin is off, N6 is switched 
off, hence N5 and N6 which are in series does not switch on P7 which boosts the circuit. 
So the booster circuit is switched off when enable pin is off. When the enable pin is on 
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and when the input is rising, N1 and P1 are switched on and N2 and P2 are switched off. 
The output at N1 and P1 is rising which switches on N5. As input is rising, N3 and P3 are 
switched on and N4 and P4 are switched off which selects the one at the output. The 
previous output is 0, so it switches on D1 (NAND gate) which charges Cpump. Also N5 
and N6 are switched on, so the current from the output passes through those transistors 
which switches on P7. Cpump which was charging passes through P7 which boosts the 
output to high. When the enable pin is on and when the input is falling, N1 and P1 are 
switched off and N2 and P2 are switched on. The output at N2 and P2 is rising which 
switches on N5. As input is falling, N3 and P3 are switched off and N4 and P4 are 
switched on which selects the intermediary output I. The previous output at I is 0, so it 
switches on D1 (NAND gate) which charges Cpump. Also N5 and N6 are switched on, 
so the current from the intermediary output passes through those transistors which 
switches on P7. Cpump which was charging passes through P7 which boosts the 
intermediary output to high which passes through the cascaded inverter to give us a 
falling output. 
 We have simulated the interconnect design structure using interconnect modeling 
techniques. We found Tplh, Tphl, Rise Time and Fall Time at Output1, Output2, Outut3, 
Output4 and Output for Lumped C Modeling Technique and 3-segment π-Model as 
shown in Tables 13 & 14. We also varied the capacitance value of the capacitor (5fF, 
50fF, 200fF, 500fF, 1pF, 2pF) in the booster design circuit. 
 
Table 13(a): Propagation Delay, Rise Time and Fall Time at Output1 (Lumped C model) 
Enable Cpump (fF) Output1 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 699.35 606.35 661.994 493.987 652.85 
1 5 621.22 607.48 676.064 494.459 614.35 
0 50 697.33 609.79 662.482 495.917 653.56 
1 50 597.88 607.14 662.277 495.203 602.51 
0 200 696.55 611.23 662.704 496.639 653.89 
1 200 579.94 606.99 648.736 495.341 593.465 
0 500 696.34 611.62 662.772 496.835 653.98 
1 500 559.73 608.32 634.928 494.921 584.025 
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0 1000 696.26 611.76 662.803 496.904 654.01 
1 1000 569.47 606.92 642.47 495.413 588.195 
0 2000 696.22 611.84 662.815 496.938 654.03 
1 2000 568.01 606.91 640.295 495.409 587.46 
 
Table 13(b): Propagation Delay, Rise Time and Fall Time at Output2 (Lumped C model) 
Enable Cpump (fF) Output2 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 1102 955.47 661.172 494.119 1029 
1 5 994.29 956.77 673.938 494.458 975.53 
0 50 1099 960.06 661.792 495.589 1030 
1 50 972.99 956.48 659.773 495.255 964.735 
0 200 1098 962.06 662.02 496.365 1030 
1 200 956.37 956.45 648.384 494.236 956.41 
0 500 1098 962.6 662.067 496.552 1030 
1 500 934.64 957.49 649.127 495.076 946.065 
0 1000 1098 962.79 662.104 496.619 1030 
1 1000 945.26 956.46 651.346 495.029 950.86 
0 2000 1097 962.89 662.116 496.652 1030 
1 2000 943.49 956.46 648.511 495.15 949.975 
 
Table 13(c): Propagation Delay, Rise Time and Fall Time at Output3 (Lumped C model) 
Enable Cpump (fF) Output3 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 1504 1304 655.593 492.418 1404 
1 5 1367 1306 664.102 492.444 1337 
0 50 1500 1310 656.637 493.785 1405 
1 50 1348 1306 656.226 492.947 1327 
0 200 1499 1313 656.949 494.388 1406 
1 200 1332 1306 651.283 493.146 1319 
0 500 1499 1314 657.052 494.543 1407 
1 500 1310 1307 652.216 493.521 1309 
0 1000 1498 1314 657.096 494.601 1406 
1 1000 1321 1306 654.491 492.925 1314 
0 2000 1498 1314 657.113 494.628 1406 




Table 13(d): Propagation Delay, Rise Time and Fall Time at Output4 (Lumped C model) 
Enable Cpump (fF) Output4 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 1788 1551 414.405 289.538 1700 
1 5 1637 1553 419.019 289.373 1595 
0 50 1784 1558 415.355 289.872 1671 
1 50 1619 1553 417.422 289.507 1586 
0 200 1782 1560 415.807 289.993 1671 
1 200 1604 1553 420.874 289.66 1579 
0 500 1782 1561 414.711 290.013 1672 
1 500 1582 1554 421.338 289.824 1568 
0 1000 1782 1561 414.832 290.021 1672 
1 1000 1593 1553 421.778 289.834 1573 
0 2000 1781 1561 414.975 290.026 1671 
1 2000 1591 1553 421.083 289.689 1572 
 
Table 13(e): Propagation Delay, Rise Time and Fall Time at Output (Lumped C model) 
Enable Cpump (fF) Output (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 1852 1635 25.599 22.844 1744 
1 5 1701 1638 25.189 22.901 1670 
0 50 1848 1642 25.534 22.476 1745 
1 50 1683 1637 25.106 22.411 1660 
0 200 1847 1645 25.625 22.614 1746 
1 200 1668 1637 25.577 23.04 1653 
0 500 1846 1645 25.486 22.638 1746 
1 500 1646 1638 25.431 22.477 1642 
0 1000 1846 1646 25.539 22.656 1746 
1 1000 1657 1637 25.357 22.348 1647 
0 2000 1846 1646 25.56 22.655 1746 
1 2000 1656 1638 25.34 22.971 1647 
 
Table 14(a): Propagation Delay, Rise Time and Fall Time at Output1 (3-segment π-Model) 
Enable Cpump (fF) Output1 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 679.6 588.23 685.352 513.558 633.915 
1 5 607.96 588.99 694.131 513.732 598.475 
0 50 677.74 591.46 685.587 515.297 634.6 
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1 50 587.07 588.47 675.754 514.316 587.77 
0 200 677.16 692.79 685.926 515.905 684.975 
1 200 566.23 588.34 672.388 514.763 577.285 
0 500 676.98 593.15 685.735 515.995 635.065 
1 500 559.52 588.26 672.326 514.915 573.89 
0 1000 676.92 593.28 685.758 516.05 635.1 
1 1000 557.44 588.24 666.72 514.9 572.84 
0 2000 676.9 593.34 685.782 516.079 635.12 
1 2000 556.01 588.26 670.686 515.078 572.135 
 
Table 14(b): Propagation Delay, Rise Time and Fall Time at Output2 (3-segment π-Model) 
Enable Cpump (fF) Output2 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 1105 954.42 684.743 513.596 1030 
1 5 1010 955.56 692.749 513.878 982.78 
0 50 1103 958.9 685.296 513.133 1031 
1 50 985.61 955.1 669.893 513.427 970.355 
0 200 1102 960.74 685.356 515.31 1031 
1 200 971.25 955.01 677.902 514.613 963.13 
0 500 1101 961.93 685.449 515.016 1032 
1 500 964.64 954.87 675.799 513.567 959.755 
0 1000 1101 962.12 685.529 515.085 1032 
1 1000 961.72 954.94 674.471 514.096 958.33 
0 2000 1101 962.21 685.429 515.126 1032 
1 2000 946.21 956.58 661.022 514.375 951.395 
 
Table 14(c): Propagation Delay, Rise Time and Fall Time at Output3 (3-segment π-Model) 
Enable Cpump (fF) Output3 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 1531 1321 679.782 512.157 1426 
1 5 1411 1322 685.874 511.903 1367 
0 50 1528 1327 680.379 513.368 1428 
1 50 1384 1322 675.592 512.635 1353 
0 200 1526 1329 680.696 514.015 1428 
1 200 1377 1322 680.827 512.535 1350 
0 500 1526 1331 680.774 514.25 1429 
1 500 1370 1322 678.843 512.759 1346 
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0 1000 1526 1331 680.795 514.308 1429 
1 1000 1366 1322 680.384 512.869 1344 
0 2000 1526 1331 680.746 514.337 1429 
1 2000 1351 1324 678.804 512.49 1334 
 
Table 14(d): Propagation Delay, Rise Time and Fall Time at Output4 (3-segment π-Model) 
Enable Cpump (fF) Output4 (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 1858 1601 423.083 296.082 1730 
1 5 1726 1602 426.76 296.067 1664 
0 50 1853 1606 422.71 296.426 1730 
1 50 1699 1601 426.351 296.233 1650 
0 200 1852 1609 423.836 296.518 1731 
1 200 1693 1602 429.738 296.322 1648 
0 500 1851 1611 423.79 296.536 1731 
1 500 1686 1601 428.846 296.244 1644 
0 1000 1851 1611 423.869 296.545 1731 
1 1000 1683 1602 429.886 296.236 1643 
0 2000 1851 1611 424.02 296.549 1731 
1 2000 1667 1603 428.286 296.27 1635 
 
Table 14(e): Propagation Delay, Rise Time and Fall Time at Output (3-segment π-Model) 
Enable Cpump (fF) Output (ps) 
  
Tplh Tphl Rise Time Fall Time Avg. Delay 
0 5 1935 1697 25.852 22.734 1816 
1 5 1803 1698 25.491 22.693 1751 
0 50 1930 1703 25.728 22.983 1817 
1 50 1783 1698 25.351 23.131 1741 
0 200 1929 1706 25.882 23.066 1818 
1 200 1770 1698 25.796 22.718 1734 
0 500 1928 1708 25.905 22.747 1818 
1 500 1762 1698 25.741 22.868 1730 
0 1000 1928 1708 25.906 22.749 1818 
1 1000 1760 1698 25.542 22.974 1729 
0 2000 1928 1708 25.845 22.752 1818 






Fig 26(a): Tplh, Tphl, Rise Time and Fall Time at Output when enable pin is off and Cpump is 





Fig 26(b): Tplh, Tphl, Rise Time and Fall Time at Output when enable pin is on and Cpump is 




The Propagation Delay, Rise Time and Fall Time when enable pin is off and 
Cpump is 2pF for 3-segment π-Model are 1.818ns, 25.845ps and 22.752ps respectively. 
The Propagation Delay, Rise Time and Fall Time when enable pin is on and Cpump is 
2pF for 3-segment π-Model are 1.722ns, 25.547ps and 22.89ps respectively. 
 
Fig 27(a): Propagation Delay when enable is 1 & 0 for Lumped C Model 
 
 



























Propagation Delay: Enable (0) vs Enable (1) 
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 Fig 27(a) shows the propagation delay at the Output1, Output2, Output3, Output4 
and Output and compares when enable pin is on and off for Lumped C Model. Fig 27(b) 
shows the propagation delay at the Output1, Output2, Output3, Output4 and Output and 
compares when enable pin is on and off for 3-segment π-Model. 
 
Fig 28(a): Propagation Delay when enable is 1 & 0 for varying Cpump for Lumped C Model 
 
Fig 28(b): Propagation Delay when enable is 1 & 0 for varying Cpump for 3-segment π-Model 
 Fig 28(a) shows the propagation delay at Output and compares when enable pin is 
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lumped C model. Fig 28(b) shows the propagation delay at Output and compares when 
enable pin is on and off for varying capacitance of the Cpump (5fF, 50fF, 200fF, 500fF, 
1pF, 2pF) for 3-segment π-model. 
 
III.5. Comparison between Original Booster, Modified Booster 1 & 
Modified Booster 2 
 
Fig 29(a): Propagation Delay Comparison for 3-segment π-Model when enable is 0 
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 Fig 29(a) shows propagation delay Comparison between Original Booster, 
Modified Design 1 & Modified Design 2 at Output1, Output2, Output3, Output4, Output 
for 3-segment π-Model when enable is 1. Fig 29(b) shows propagation delay Comparison 
between Original Booster, Modified Design 1 & Modified Design 2 at Output1, Output2, 
Output3, Output4, Output for 3-segment π-Model when enable is 0. 
 
III.6. Modified Design 3 
 In Modified Design 3, we remove the capacitor and reduce the number of 
transistors required to boost the output. In Original Booster, Modified Design 1& 
Modified Design 2, it relies on the previous output for boosting the circuit. Modified 
Design 3 does not rely on the previous output. Fig 30 & 31 shows the booster circuit for 
rising and falling input. The Operation of the booster circuit is as follows. Fig 30 is a 
booster for rising input. When the enable is off, N1 is switched off, therefore it does not 
switch on P3. The booster circuit is off. When the enable pin is on and input is rising, N1 
& N2 are switched on, those transistors are in series, which switches on P3, thus boosting 
the output to high. When the enable pin is on, input is falling, N2 is off, therefore the 
booster circuit is off. Fig 31 is a booster for falling input. When the enable is off, 
irrespective of its input, P1 is switched on, which switches on N2 which doesn’t boost 
N4. When enable pin is on, and the input is falling, N1 is switched on, which switches on 
P2, P3 is switched on as input is falling. As P2 & P3 are in series, those transistors switch 
on N4, the output goes low. When the enable is on and the input is rising, N1 is switched 
on, which switches on P2. As input is rising, N3 is switched on, but P3 is off, therefore 
the booster circuit remains off. In Modified Design 3, we add Fig. 30 & Fig. 31 as shown 
in Fig 32. Therefore we have a booster circuit which boosts the interconnect when the 











































Fig 32: Modified Design 3 
















0 615.7 589.09 543.106 430.932 602.395 
1 267.84 262.9 156.974 129.919 265.37 
Output
2 
0 975.58 957.14 542.806 431.132 966.36 
1 431.27 422.94 158.308 131.654 427.105 
Output
3 
0 1339 1328 544.932 436.191 1334 
1 595.31 583.56 159.437 132.477 589.435 
Output
4 
0 1565 1633 364.317 292.029 1599 
1 729.88 723.75 111.769 94.778 726.815 
Output 
0 1629 1716 24.929 22.86 1673 























0 573.56 545.12 593.648 464.13 559.34 
1 233.88 234.81 189.202 146.756 234.345 
Output
2 
0 948.02 926.06 593.504 464.965 937.04 
1 427.32 431.08 192.405 154.117 429.2 
Output
3 
0 1325 1309 599.298 470.066 1317 
1 620.2 626.46 194.281 154.955 623.33 
Output
4 
0 1590 1658 386.259 308.437 1624 
1 807.28 821.78 130.689 112.471 814.53 
Output 
0 1678 1766 25.171 23.322 1722 
1 882.261 903.322 18.919 17.1 892.792 
 
















0 604.78 578.14 558.94 441.601 591.46 
1 258.62 255.47 167.06 134.027 257.045 
Output
2 
0 982.16 962.92 558.907 441.964 972.54 
1 444.36 439.32 169.204 137.63 441.84 
Output
3 
0 1362 1350 564.98 447.519 1356 
1 630.2 623.25 171.341 138.749 626.725 
Output
4 
0 1614 1682 370.177 297.034 1648 
1 795.98 795.12 117.881 100.351 795.55 
Output 
0 1690 1779 25.24 22.912 1735 
1 858.525 863.352 18.058 16.226 860.939 
 
















0 602.04 575.24 563.361 445.453 588.64 
1 255.99 252.94 171.942 139.078 254.465 
Output
2 
0 976.94 957.52 563.79 445.998 967.23 
1 439.84 435.23 173.791 142.007 437.535 
Output
3 
0 1354 1342 569.66 451.371 1348 
1 623.96 617.57 176.32 143.043 620.765 
Output
4 
0 1605 1673 372.125 298.148 1639 
1 789.57 789.34 119.393 101.865 789.455 
Output 0 1681 1770 25.263 23.186 1726 
53 
 




Fig 33(a): Propagation Delay when enable is 1 & 0 for Lumped C Model 
 
 



























Propagation Delay: Enable (0) vs Enable (1) 



























Propagation Delay: Enable (0) vs Enable (1) 




Fig 33(c): Propagation Delay when enable is 1 & 0 for π-Model 
 
 
Fig 33(d): Propagation Delay when enable is 1 & 0 for 3-segment π-Model 
 Fig 33(a) shows the Propagation Delay at the Output1, Output2, Output3, Output4 
and Output and compares when enable pin is on and off for lumped C model. Fig 33(b) 
shows the Propagation Delay at the Output1, Output2, Output3, Output4 and Output and 
compares when enable pin is on and off for lumped RC model. Fig 33(c) shows the 



























Propagation Delay: Enable (0) vs Enable (1) 



























Propagation Delay: Enable (0) vs Enable (1) 
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when enable pin is on and off for π-model. Fig 33(d) shows the Propagation Delay at the 
Output1, Output2, Output3, Output4 and Output and compares when enable pin is on and 
off for 3-segment π-model. 
The Propagation Delay, Rise Time and Fall Time when enable pin is off for 3-
segment π-Model are 1.723ns, 25.263ps and 23.186ps respectively. The Propagation 
Delay, Rise Time and Fall Time when enable pin is on for 3-segment π-Model are 















III.7. Comparison between Original Booster & Modified Booster 3 
 
 
Fig 35(a): Propagation Delay Comparison for 3-segment π-Model when enable is 0 
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IV. Conclusion and Future Work 
We can say that the accuracy of Interconnects is necessary from the results we 
have found. We can also say that the 3-segment π-model is the most accurate among the 
Interconnect modeling technologies. We have designed a better design to improve the 
performance of the Interconnect delay. When we use the Modified Design 3 as a booster 
circuit, it optimizes the Interconnect delay and it improves the performance of an SoC as 
a whole chip when applying this design to the whole SoC. 
When the enable pin is off, Propagation Delay of Modified Design 3 is faster by 
3%, Rise Time by 0.6%, Fall Time by 0.7% over the Original Booster. When the enable 
pin is on, Propagation Delay of Modified Design 3 is faster by 47%, Rise Time by 33%, 
Fall Time by 32% over the Original Booster. 
We have not considered Inductance when doing this thesis. Inductance causes 
cross talk, coupling and power problems. So when we do further research when including 
Inductance into our Interconnect Modeling Technique, we have to analyze the above 
problems.  
Also Modified Design 3 can be modified to include output input like in the 
Original Booster. This research can be extended if we also include scaling properties that 
we have discussed in the Intro, we can look at how Interconnect would behave using our 
Modified Design 3. 
As we scale down in technology, the Interconnect delay remains the same, we can 
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